Skip to content

Nobody tells you why you were rejected. We will. Free, in 30 seconds.

Score my CV against live jobs

Mixed-Signal IC Design Engineer

Arago · Paris Offices

On-sitePosted 13 Sept 2026

What this role requires

3 requirements, read out of the advert rather than guessed from the job title:

Also mentioned, not required: English, French, GPIO, LVDS, SPI, I²C, SerDes. Worth having, but their absence is not what gets a CV filtered out.

See how often each of these is required across open embedded roles in Europe.

Check my CV against these 3 requirements

Free, no card. Tells you which of them your CV evidences and which it only implies.

Job description

Meet Arago and the Aragonians

Arago is an AI and computer hardware company whose mission is to drive the course of history forward. We do so by accelerating breakthroughs at the intersection of AI and semiconductors.

Founded in 2024 by AI researchers and physicists with deep expertise in photonics, electronics, software, mathematics, and machine learning, Arago brings together a lean team of engineers and scientists from the world’s top companies and research labs.

Composed of nine nationalities and operating from hubs in France, North America, and Israel, we believe in great science and fast achievements. Our work is guided by these core principles:

Do great things: we deliver work we’re proud to sign our name to.

High velocity: speed matters. We move quickly, one step at a time.

Read the full description (28 more sections)

One unit: we’re all in this together, with relationships grounded in trust, respect, and camaraderie.

Arago is backed by executives from Apple, Arm, Nvidia, Microsoft, and Hugging Face, as well as prominent US and European deeptech venture firms and exited founders.

What you’ll do

Design, integrate, and deliver high-performance digital subsystems within mixed-signal ICs, enabling control, calibration, and high-speed data movement in analog-centric environments — owning the flow from RTL to physical implementation and tape-out.

Responsibilities

Design and verify digital subsystems that interface directly with high-speed analog and mixed-signal circuits — including calibration engines, control FSMs, data converters, and multiplexing logic.

Contribute to the design of analog components at the digital-analog interface: calibration circuits, DACs/ADCs, comparators, and others.

Integrate and customize external IP blocks (e.g., GPIOs, LVDS I/Os, serial interfaces), ensuring compliance with analog signal and timing requirements.

Lead the digital implementation flow for mixed-signal blocks: from RTL to synthesis, floorplanning, P&R, timing closure, physical signoff, and tape-out.

Collaborate closely with analog, layout, and system teams to co-optimize digital-analog boundaries, resolve cross-domain issues, and ensure robust high-speed performance.

Contribute to the development of high-speed serial I/O subsystems — experience in the design and implementation of SerDes blocks is a significant advantage.

Language: English at a proficient level. French is a plus.

Required Skills and Experience

Strong experience in digital RTL design (Verilog/SystemVerilog), particularly for mixed-signal systems involving high-speed calibration/control loops, converters, multiplexers, and serial/parallel data paths.

Experience with analog IC development environments (Virtuoso or equivalent).

Deep understanding of digital-analog integration challenges, including timing closure, noise coupling, clock domain crossing, and analog-aware floorplanning in high-speed environments.

Proven ability to drive digital blocks from design through verification, synthesis, floorplanning, P&R, and tape-out, especially in the context of analog or RF ICs.

Skilled in integrating and adapting external IPs such as GPIOs, LVDS, SPI/I²C interfaces; experience with high-speed serializers/deserializers (SerDes) is a highly valued plus.

Proficient with industry-standard EDA toolchains for both front-end (design/verification) and back-end (physical implementation), with a strong grasp of mixed-signal layout constraints.

Pay and benefits

Competitive cash compensation, with final package based on location, experience, and the pay of team members in similar positions.

Meaningful stock option plan offered at the earliest stage of the company (included in the majority of full time offers).

Relocation bonus and coverage of moving expenses for relocation within 20 minutes of the company’s location.

Healthcare coverage (including family-friendly options), pension contributions, professional development support, and 25 days of PTO, in addition to public holidays.

Ownership of a key technical domain, with significant vertical and/or horizontal growth opportunities, based on performance and individual drive.

Reimbursement of 50% of the public transport subscription fee.

A high-paced, multicultural (with 9 nationalities), and engineering-led environment.

Find more English Speaking Jobs in France on Arbeitnow

You will apply. Then you will hear nothing.

And no one will tell you what was wrong. See it before you send: your ATS score, every weak line, and the fix for each.

  1. 1

    Drop in your CV

    One PDF, thirty seconds. No card.

  2. 2

    See what is wrong with it

    Every weak passage, quoted from your own CV, with the line to replace it.

  3. 3

    Apply where you fit

    Every European role ranked against what your CV actually says.

  • Free, no card
  • Your CV file is deleted after parsing
  • Or skip the upload — build your profile by hand
  • Refreshed every 6 hours